



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
 United States Patent and Trademark Office
 Address: COMMISSIONER FOR PATENTS
 P.O. Box 1450
 Alexandria, Virginia 22313-1450
 www.uspto.gov

BIBDATASHEET**CONFIRMATION NO. 9536**

Bib Data Sheet

SERIAL NUMBER 10/688,180	FILING DATE 10/17/2003 RULE	CLASS 710	GROUP ART UNIT 2182	ATTORNEY DOCKET NO. E30-047CON
-----------------------------	---------------------------------------	--------------	------------------------	--------------------------------------

APPLICANTS

Natan Vishlitzky, Brookline, MA;

Douglas E. LeCrone, Hopkinton, MA;
 Izhar Sharon, Framingham, MA; Daniel A. Murphy, Hopkinton, MA;
 William R. Fairchild, Douglas, MA;
 Hana Moreshet, Framingham, MA;
 Martin Farley, Cupertino, CA;
 Elizabeth C. Patapoutian, Westboro, MA;

** CONTINUING DATA *****

This application is a CON of 09/731,245 12/06/2000 PAT 6,665,739
 which claims benefit of 60/236,470 09/29/2000 *yes*

** FOREIGN APPLICATIONS *****

NONE yes

IF REQUIRED, FOREIGN FILING LICENSE GRANTED

** 01/28/2004

Foreign Priority claimed <input type="checkbox"/> yes <input checked="" type="checkbox"/> no	STATE OR COUNTRY MA	SHEETS DRAWING 24	TOTAL CLAIMS 30	INDEPENDENT CLAIMS 2
35 USC 119 (a-d) conditions met <input type="checkbox"/> yes <input checked="" type="checkbox"/> no <input type="checkbox"/> Met after Allowance	Verified and Acknowledged	Examiner's Signature <i>[Signature]</i>	Initials <i>[Initials]</i>	

ADDRESS
 34021
 GEORGE A. HERBSTER
 40 BEACH STREET
 SUITE 303
 MANCHESTER , MA
 01944

TITLE
 Method for enabling overlapped input/output requests to a logical device using assigned and parallel access unit control blocks